10-771596

Substitute for Form 1449A/P1O
INFORMATION DISCLOSURE
STATEMENT BY APPLICANT
Sheet 1 of 1

Application No.	Unknown	
Filing Date		
First Named Invento	Alfredo Herrera	
Art Unit	Unknown	
Examiner	Unknown	
Attorney Docket No.	16550ROUS01U	

	U.S. PATENT DOCUMENTS			
Examiner's Initials	Citation Number	Document Number	Publication Date	Name of Patentee or Applicant of Cited Document
	A1	,	ζ	
	A2		1	
	A3			

	FOREIGN PATENT DOCUMENTS				
Examiner's Initials	Citation Number	Document Number	Publication Date	/	Name of Patentee or Applicant of Cited Document
	B1				
	B2				

		OTHER PRIOR ART NON-PATENT LITERATURE DOCUMENTS
		Document Description Include the name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
C1 Field Programmable Gate Arrays An Enabling Technology, (11 pages)		
	C2-	S. Lorenzini, FPGA Design Cycle Time Reduction and Optimization, (2-pages)
		J. Ma, et al., Incremental Design-Techniques for Million-Gate FPGAs, VTIP Disclosure No.: 01-110 (1 page)
	-C4	Xilinx Design Reuse Methodology for ASIC and FPGA Designers, (27 pages)

Examiner Signature VUTHE SIEK	Date Considered 4/15/06
-------------------------------	-------------------------

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.